Benchmarking Large Language Models for Automated Verilog RTL Code Generation — mentioned by moyix

Tue, 28 Mar 2023 21:54:00 GMT

We found that Codex was pretty bad at Verilog and so we fine-tuned our own models on Verilog code, starting from the SalesForce CodeGen model. The paper will be at DATE: https://arxiv.org/abs/2212.11140 The largest model we trained is here: https://huggingface.co/shailja/fine-tuned-codegen-16B-Verilo...

Paper and discussion history. A mention is not an endorsement.

Benchmarking Large Language Models for Automated Verilog RTL Code Generation · HackerPapers discussions

Benchmarking Large Language Models for Automated Verilog RTL Code Generation — mentioned by moyix